IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the application of:

Hirotsugu KOJIMA et al.

Appln. No.:

Group Art Unit:

Filed: HEREWITH

For: SEMICONDUCTOR INTEGRATED CIRCUIT AND ELECTRONIC

SYSTEM

INFORMATION DISCLOSURE STATEMENT

P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Pursuant to 37 C.F.R. § 1.56, and without any assertion as to materiality or prior art effect, the document listed on the attached Form PTO-1449 is hereby cited.

The document on the attached List is cited in the specification, on pages 3-4, and its relevance is indicated therein.

By:

Respectfully submitted,

MWS:lat

Miles & Stockbridge P.C. 1751 Pinnacle Drive Suite 500 McLean, Virginia 22102-3833 (703) 903-9000

Reg. No. 31,568

Mitchell W. Shapiro

April 14, 2004

FORM PTO-1449					Atty. Docket	Atty. Docket No. Appln. No.			
				•	XA-10077				
LIST	OF	DOCUMENTS C	TED BY A	PPLICANT				•	
					Applicant				
					Hirotsugu KOJIMA et al.				
					Filing Date	Filing Date Group			
					HEREWITH	٠.			
			U.S.	PATENT D	OCUMENTS				
Examiner Initial		Document Number	Date		Name	Class	Sub- class	Filing Date	
	AA							·	
	AB				· .				
	AC								
	AD								
	AE			·					
	AF		-				· ·		
	AG						·		
	AH								
	AI								
			FOREIG	N PATENT	DOCUMENTS				
xaminer nitial		Document Number	Date	C	ountry	Class	Sub- class	Translation	
	AJ	10-041746	2/13/98	Japan				Abstract	
	AK								
	AL					·			
	AM								
	AN								
	AO								
		OTHER	(including aut	hor, title,	date, pertinent p	ages, etc.)		
	AP	·							
	AQ								
	AR			· · · · · · · · · · · · · · · · · · ·				·	
xamine:	r			Da	te Considered				
			·						
XAMINE ith MP	EP 6	Initial if ref 09; draw line , of this form	through c:	itation if	not in confo	rmance a	n is in and not	conformance considered.	